

# **Objective**

- To learn about data parallelism and the basic features of CUDA C<sub>1</sub> a heterogeneous parallel programming interface that enables exploitation of data parallelism
  - Hierarchical thread organization
  - Main interfaces for launching parallel execution
  - Thread index to data index mapping



З

# CUDA /OpenCL - Execution Model

- Heterogeneous host+device application C program
  - Serial parts in host C code
  - Parallel parts in **device** SPMD kernel C code



Parallel Kernel (device) KernelA<<< nBlk, nTid >>>(args);

Serial Code (host)

Parallel Kernel (device) KernelB<<< nBlk, nTid >>>(args);



## From Natural Language to Electrons

#### Natural Language (e•g• English)

Algorithm

High-Level Language (C/C++…)

Compiler →

Instruction Set Architecture

#### Microarchitecture

Circuits

Electrons

©Yale Patt and Sanjay Patel, From bits and bytes to gates and beyond

### The ISA

- An Instruction Set Architecture (ISA) is a contract between the hardware and the software.
- As the name suggests, it is a set of instructions that the architecture (hardware) can execute.

## A program at the ISA level

- A program is a set of instructions stored in memory that can be read, interpreted, and executed by the hardware.
- Program instructions operate on data stored in memory or provided by Input/Output (I/O) device.

#### A Von-Neumann Processor



# Arrays of Parallel Threads

- A CUDA kernel is executed by a grid (array) of threads
  - All threads in a grid run the same kernel code (SPMD)
  - Each thread has indexes that it uses to compute memory addresses and make control decisions





- Divide thread array into multiple blocks
  - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
  - Threads in different blocks do not interact

## blockIdx and threadIdx



