
Basic DSM Cache Coherence

[§10.3] Let us start off by considering a full bit-vector approach.



For each block of memory, assuming there are *k* processors, it maintains at the home node of the block ...

- k presence bits p[..]
- 1 dirty bit *D*

Cache state is represented the same way as in bus-based designs (MSI, MESI, etc.).

- On a read miss by processor *i*, the home node reacts this way:
 - If (D == 0) { supply data; p[i] = 1; }
 - else { send intervention to owner; update home; D = 0;
 p[i] = 1; supply data to i;}
- On a write miss by processor *i*; tell how the home reacts:
 - o **if** (D == 0) { ______; D = 1; p[i]=1; supply data to node i; }
 - o **else** { ______; p[owner] = 0; p[i] = 1; supply data to i;}

On the replacement of a dirty block by node i, the data is written back to memory and the directory is updated to turn off the dirty bit and p[i].

On the replacement of a shared block, the directory may or may not be updated.

How does a directory help? It keeps track of which nodes have copies of a block, eliminating the need for ______.

Would directories be valuable if most data were shared by most of the nodes in the system?

Fortunately, the number of valid copies of data on most writes is small.

The <u>attached animation</u> uses the MESI protocol, with <u>3 block states</u> in main memory:

- EM (exclusive or modified)
- S (shared)
- U (unowned)
- ✓ Network transactions for coherence
 - Read: read request
 - o ReadX: read exclusive (or write) request
 - o Upgr: upgrade request
 - ReplyD: home replies with data to requestor
 - o Reply: home replies to requestor with IDs of sharers
 - o Inv: home asks sharer to invalidate
 - WB+Inv: home asks owner to flush and invalidate
 - o WB+Int: home asks owner to flush and change to S
 - Flush: owner flushes data to home + requestor
 - o InvAck: sharer/owner acks an invalidation msg

o Flush+InvAck: Flush, piggybacking an InvAck message

✓ Notation

- o Transaction (Source \rightarrow Destination)
- H = Home node

The following example is used in the animation:

Proc action	P1 state	P2 state	P3 state	Dir state @home	Network messages	# of hops
R1	Е	_	_	EM, 100	Read (P1 \rightarrow H), ReplyD (H \rightarrow P1)	2
W1	М	1	1	EM, 100		0
R3	S	ı	Ø	S, 101	Read (P3 \rightarrow H), WB+Int (H \rightarrow P1), Flush (P1 \rightarrow H, P3)	3
W3	_	ı	M	EM, 001	Upgr (P3 \rightarrow H), Reply (H \rightarrow P3) // Inv (H \rightarrow P1), InvAck(P1 \rightarrow P3)	3
R1	S	ı	S	S, 101	Read (P1 \rightarrow H), WB+Int (H \rightarrow P3), Flush (P3 \rightarrow H, P1)	3
R3	S	_	S	S, 101	_	0
R2	S	S	S	S, 111	Read (P2 \rightarrow H), ReplyD (H \rightarrow P2)	2

Scaling with number of processors

In order for directory schemes to be practical, they must scale gracefully.

- · Scaling of memory and directory bandwidth
 - Centralized directory is bandwidth bottleneck, just like centralized memory.
 - How can we maintain directory information in a distributed way?
- Scaling of performance characteristics
 - traffic: # of network transactions each time protocol is invoked
 - latency: # of network transactions in critical path each time
- · Scaling of directory storage requirements
 - Number of presence bits needed grows as the number of processors.

E.g., 64-byte block size and 1024 processors. How many bits in block, vs. # of bits in directory?

Directory organization affects all of these issues.


Organizing a memory-based directory scheme

All info about copies is colocated with the block itself at the home

This works just like a centralized scheme, except that it is distributed.

Scaling of performance characteristics

- Traffic on a write is proportional to number of sharers.
- Latency? Can issue invalidations in parallel.



Scaling of storage overhead? Assume representation is a full bit-vector.

Optimizations for full bit-vector schemes

- Increase (1) size (reduces storage overhead proportionally).
- Use multicore nodes (one bit per multicore node, not per processor)
- still scales as pm, but only a problem for very large machines
 - 256 procs, 4 per chip, 128B line: (2) % o'head
- ► Reducing "width": addressing the *p* term
 - Observation: most blocks are cached by only few nodes

 - Sharing patterns indicate a few pointers should suffice (five or so).
 - We also need an overflow strategy for when there are more sharers than pointers.
- ► Reducing "height": addressing the *m* term.
 - Observation: number of memory blocks >> number of cache lines.
 - Thus, most blocks will not be cached at any particular time; therefore, most directory entries are useless at any given time
 - organize directory as a cache, rather than having one entry per memory block (key is ___(4)__, value is __(5)__)

Organizing a cache-based directory scheme.

In a cache-based scheme, the home node only holds a pointer to the rest of the directory information.

The copies are linked together via a distributed list that weaves through caches.

Each cache tag has a pointer that points to the next cache with a copy.

- On a read, a processor adds itself to the head of the list (communication needed).
- On a write, it makes itself the head node on the list, then propagates a chain of invalidations down the list.
 - Each invalidation must be acknowledged.
- On a write-back, the node must delete itself from the list (and therefore communicate with the nodes before and after it).

Disadvantages: All operations require communicating with at least three nodes (node that is being operated on, previous node, and next node).

Write latency is proportional to number of sharers.

Synchronization is needed

Advantages: Directory overhead is small.

Work of performing invalidations can be distributed among sharers.

The IEEE Scalable Coherent Interface has formalized protocols for handling cache-based directory schemes.

The SSCI protocol


- SCI (Scalable Coherence Interface) protocol
 - o IEEE standard, ratified in 1993
 - o 7 state bits, 29 stable states + many pending states
- For illustration we will use Simple SCI (SSCI)
 - o Retains similarity with full-bit vector protocol:
 - MESI states in the cache
 - U, S, EM states in the memory directory
 - Replaces the presence bits with a pointer
 - Similar features to SCI

- Overall protocol operation
- Doubly linked list
- Many possible race conditions, which are mostly ignored in the illustration
- Additional coherence network transactions (in addition to those used in full bit-vector approach):
 - o WB+Int+UpdPtr
 - UpdPtr: update next/prev/head pointers


Here is the example used in the animation.


Proc action	P1 state	P2 state	P3 state	Dir state @home	Network message	# of hops
R1	E,0,0	_	-	EM, 1	Read (P1→ H), ReplyD (H→P1)	2
W1	M,0,0	_	1	EM, 1	_	0
R3	S,3,0	ı	S,0,1	S, 3	Read (P3 \rightarrow H), Reply (H \rightarrow P3), WB+Int+UpdPtr (P3 \rightarrow P1), Flush (P1 \rightarrow H, P3)	4
W3	1,3,0	_	M,0,0	EM, 3	Upgr (P3 \rightarrow H) // Inv (P3 \rightarrow P1) InvAck(P1 \rightarrow P3)	2
R1	S,0,3	_	S,1,0	S, 1	Read (P1 \rightarrow H), Reply (H \rightarrow P1), WB+Int+UpdPtr (P1 \rightarrow P3), Flush (P3 \rightarrow H, P1)	4
R3	S,0,3	_	S,1,0	S, 1	_	0
R2	S,2,3	S,0,1	S,1,0	S , 2	Read (P2 \rightarrow H), ReplyD/ID (H \rightarrow P2), UpdPtr (P2 \rightarrow P1)	3


Full Bit-Vector Visualization – Start State



Edited by Samuel Christie and Amey Deshpande










Processor P_1 's read completes.










Processor P_1 completes writing A=2 to its cache.





















Processor P_3 completes read operation from its cache.


















Processor P_3 completes writing A=3 to its cache.













Directory sends WB+Int to the owner cache. The owner is downgraded to state S. Trace Read A WB+Int







Processor P_1 completes reading A from its cache.













Processor P_1 completes reading A from its cache.












Processor P_2 finishes *Read* operation.


Trace $P_1 \text{ Read } A$ $P_1 \text{ Write } A = 2$ $P_3 \text{ Read } A$ $P_3 \text{ Write } A = 3$ $P_1 \text{ Read } A$ $P_3 \text{ Read } A$ $P_2 \text{ Read } A$





SSCI Visualization – Start State


Start state. All caches empty and main memory has A = 1 in state U.

Trace $P_1 \text{ Read } A$ $P_1 \text{ Write } A = 2$ $P_3 \text{ Read } A$ $P_3 \text{ Write } A = 3$ $P_1 \text{ Read } A$ $P_3 \text{ Read } A$ $P_3 \text{ Read } A$ $P_2 \text{ Read } A$













Processor P_1 's read completes.











Processor P_1 completes writing A=2 to its cache.













 P_3 sends owning cache a WB+Int+UpdPtr. Owner P_1 changes state to S, with *prev* pointer to P_3









40

P1 flushes the block. Directory state changes to S,3 and P_3 's state changes to S with *next* pointing to P_1










41


Processor P_3 completes read operation from its cache.














SSCI: Processor P_3 Writes A





SSCI: Processor P_3 Writes A


Processor P_3 completes writing A=3 to its cache.













P₁ sends WB+Int+UpdPtr to the owner cache. The owner is downgraded Trace Read A


P₁ Rd & A
P₁ Read
Dir Reply
P₁ WB+INT+UpdPtr
P₃ Flush




Processor P_3 flushes the block to the directory and P_1 's cache. State is set to S with *next* pointer to P_3










Processor P_1 completes reading A from its cache.













Processor P_1 completes reading A from its cache.














Processor P_2 finishes *Read* operation.



